

1 **CLAIM LISTING**

2
3
4 **1. (Previously presented) A substrate with a via and pad structure**
5 **connecting a surface mount component to conductive layers of the substrate,**
6 **comprising:**

7 **a surface mount component, wherein the surface mount component**
8 **includes a package having an upper surface with solderable terminal sides and a**
9 **terminal end;**

10 **a substrate;**

11 **a plated via connected to the conductive layers;**

12 **a solder mask surrounding the plated via; and**

13 **a conductive pad with a conductive trace connected to the plated via,**
14 **wherein the solder mask exposes a part of the conductive pad that extends**
15 **beyond the solderable terminal sides of the surface mount component to**
16 **increase solder formation between the conductive pad and the solderable**
17 **terminal sides and to reduce solder formation at the first plated via.**

18 **2. (Previously presented) The substrate with the via and pad structure**
19 **of claim 1, wherein the solder mask covers a part of the conductive pad that**
20 **extends beyond the solderable terminal end and reduces solder formation at the**
21 **terminal end of the surface mount component.**

22
23 **3. (Previously presented) The substrate with the via and pad structure**
24 **of claim 2, wherein the conductive pad includes a first arm and a second arm that**
25 **extend beyond the solderable terminal sides of the surface mount component.**

26
27 **4. (Original) The substrate with the via and pad structure of claim 3,**
28 **wherein the first arm and the second arm are symmetrically disposed on the**
29 **substrate with respect to the plated via.**

1 5. (Original) The substrate with the via and pad structure of claim 2,
2 wherein the conductive pad includes a first arm, a second arm, and a body.

3
4 6. (Original) The substrate with the via and pad structure of claim 5,
5 wherein the first arm and the second arm are symmetrically disposed on the
6 substrate with respect to the plated via.

7
8 7. (Original) The substrate with the via and pad structure of claim 2,
9 wherein the conductive pad includes a T-shirt shaped structure.

10
11 8. (Original) The substrate with the via and pad structure of claim 7,
12 wherein the T-shirt shaped structure is symmetrically disposed on the substrate
13 with respect to the plated via.

14
15 9. (Original) The substrate with the via and pad structure of claim 2,
16 wherein the solder mask is keyhole shaped.

17
18 10. (Original) The substrate with the via and pad structure of claim 2,
19 wherein the solder mask covers the substrate partially or entirely except the
20 conductive pad and the plated via.

21
22 11. (Currently amended) The substrate with the via and pad structure of
23 claim 2, further comprising ~~a surface mount component electrically connected to~~
24 ~~the conductive pad through~~ solder joint(s), wherein the solder joints have a
25 greater volume at the solderable terminal sides than at the terminal end of the
26 surface mount component.

27
28 12. (Original) The substrate with the via and pad structure of claim 2,
29 wherein the substrate is part of a printed circuit board.
30

1 13. (Previously presented) The substrate with the via and pad structure
2 of claim 2, wherein the substrate is part of a BGA package footprint.

3
4 14. (Currently amended) A substrate with a plurality of via and pad
5 structures connecting a surface mount component to conductive layers of the
6 substrate, comprising:

7 a surface mount component, wherein the surface mount component
8 includes a package having an upper surface with first solderable terminal sides
9 and a first terminal end and second solderable terminal sides and a second
10 terminal end;

11 a substrate;
12 a first plated via connected to the conductive layers;
13 a first solder mask surrounding the first plated via;
14 a second plated via connected to an associated conductive layer;
15 a second solder mask surrounding the second plated via;
16 a first conductive pad with a conductive trace connected to the first plated
17 via, wherein the first conductive pad includes a portion that is exposed to solder
18 and extends beyond the first solderable terminal sides of the surface mount
19 component to increase solder formation along the first solderable terminal sides
20 and to reduce solder formation at the first plated via; and

21 a second conductive pad with a conductive trace connected to the second
22 plated via, wherein the second conductive pad includes a portion that is exposed
23 to solder and extends beyond the second solderable terminal sides of the surface
24 mount component to increase solder formation along the second solderable
25 terminal sides and to reduce solder formation at the second plated via.

26 15. (Previously presented) The substrate with the plurality of via and
27 pad structures of claim 14, wherein the first solder mask covers and reduces
28 solder formation at the first terminal end of the surface mount component and the
29 second solder mask covers and reduces solder formation at the second terminal
30 end of the surface mount component.

1
2 **16. (Previously presented) The substrate with the plurality of via and pad**
3 **structures of claim 15, wherein each of the first and second conductive pads**
4 **include a first arm and a second arm.**

5
6 **17. (Original) The substrate with the plurality of via and pad structures of**
7 **claim 16, wherein each of the first and second conductive pads is symmetric to**
8 **the first plated via and the second plated vias, respectively.**

9
10 **18. (Original) The substrate with the plurality of via and pad structures**
11 **of claim 15, wherein the first and second conductive pads include a first arm, a**
12 **second arm, and a body.**

13
14 **19. (Original) The substrate with the plurality of via and pad structures of**
15 **claim 16, wherein each of the first and second conductive pads is symmetric to**
16 **the first plated via and the second plated vias, respectively.**

17
18 **20. (Original) The substrate with the plurality of via and pad structures of**
19 **claim 15, wherein each of the first and second conductive pads include a T-shirt**
20 **shaped structure.**

21
22 **21. (Original) The substrate with the plurality of via and pad structures of**
23 **claim 20, wherein each of the T-shirt shaped structures is symmetric to the first**
24 **and second plated vias, respectively.**

25
26 **22. (Original) The substrate with the plurality of via and pad structures of**
27 **claim 15, wherein each of the first and second solder masks is a ring surrounding**
28 **the first and second plated vias, respectively.**

1 23. (Original) The substrate with the plurality of via and pad structures of
2 claim 15, wherein each of the first and second solder masks is a keyhole shape
3 and surrounds the first and second plated vias, respectively.
4

5 24. (Original) The substrate with the plurality of via and pad structures of
6 claim 15, wherein each of the first and second solder masks cover the substrate
7 partially or entirely except the first and second conductive pads and the first and
8 second plated vias.
9

10 25. (Currently amended) The substrate with the plurality of via and pad
11 structures of claim 15, further comprising ~~a surface mount component electrically~~
12 ~~connected to the first and second conductive pads through~~ solder joint(s),
13 wherein the solder joint(s) have a greater volume at each of the solderable
14 terminal sides than at each terminal end of the surface mount component.
15

16 26. (Previously presented) The substrate with the plurality of via and
17 pad structures of claim 15, wherein the separation along the substrate between
18 the first and second solder masks defines the length of the surface mount
19 component to be soldered.
20

21 27. (Original) The substrate with the plurality of via and pad structures of
22 claim 15, wherein the substrate is part of a printed circuit board.
23

24 28. (Previously presented) The substrate with the plurality of via and pad
25 structures of claim 15, wherein the substrate is part of a BGA package footprint.
26

27 29. (Original) The substrate with the via and pad structure of claim 2,
28 wherein solder mask is a ring surrounding the plated via.
29
30

1 30. (Withdrawn) A method of reducing solder wicking on a substrate
2 with associated conductive layers, comprising:
3 (a) forming a via and pad structure;
4 (b) masking around the plated via to reduce solder formation at the plated
5 via;
6 (c) placing a component having terminal sides and a terminal end on the
7 conductive pad;
8 (d) extending the conductive pad beyond the terminal sides of the
9 component to increase solder formation along the terminal sides; and
10 (e) soldering the component to the conductive pad.

11
12 31. (Withdrawn) The method of claim 30, further comprising repeating
13 steps (a) through (e) for a plurality of via and pad structures.

14
15 32. (Withdrawn) The method of claim 30, wherein the conductive pad is a
16 T-shirt shaped structure.

17
18 33. (Withdrawn) The method of claim 31, wherein the masking around
19 plated via is accomplished by a keyhole shaped structure.

20
21 34. (Original) The substrate with the plurality of via and pad structures of
22 claim 14, wherein the first conductive pad extends beyond the terminal side of the
23 component a maximum distance that reduces solder wicking without generating
24 electrical shorts between the first conductive pad and an adjacent plated via.

25
26 35. (Withdrawn) A computer implemented method for calculating the
27 maximum distance of a conductive pad extending beyond the terminal side of a
28 component, wherein the component is placed diagonally in an array of four plated
29 vias, comprising:

30 (a) storing L1 representing the center-to-center distance of a first plated via
and a second plated via;

1 (b) storing L3 representing the length and L4 the width of the component;
2 (c) storing L5 representing the length of the conductive pad extending
3 beyond the terminal side;
4 (d) storing R representing an outer radius of a first plated via;
5 (e) storing X representing the minimum distance between the first plated
6 via and the conductive pad;
7 (f) calculating L2, representing the center-to-center distance between the
8 first plated via and a third plated via, by dividing L1 by $\sin 45^\circ$;
9 (g) calculating L8, representing the distance from the center of the first
10 plated via to the side of the component, by subtracting L4 from L2 and dividing
11 by two;
12 (h) calculating L7, representing half the distance between the conductive
13 pad and an opposite conductive pad, by dividing L3 by two and subtracting L5;
14 (i) calculating L11 by summing R and X;
15 (j) calculating L9 by taking the square root of the difference of the square of
16 L11 and the square of L7; and
17 (k) calculating L10 by subtracting L9 from L8, wherein L10 is the maximum
18 distance of the conductive pad extending beyond the terminal side of the
19 component.